Huawei has unveiled the Tau Scaling Law, a new chip design principle focused on reducing signal latency and improving data movement within chips rather than relying on shrinking transistors. The company claims this approach will enable transistor density equivalent to 1.4nm processes within five years, matching TSMC's projected 2028 roadmap. Huawei also announced LogicFolding architecture for its upcoming Kirin chips, which shortens internal wiring to boost performance. The strategy is seen as a credible workaround to US sanctions that restrict China's access to advanced lithography equipment. Huawei's Ascend chips are increasingly powering Chinese AI models like DeepSeek V4, as domestic demand grows amid Nvidia's restricted access to the Chinese market.
Table of contents
Read: DeepSeek V4 to run on Huawei siliconSort: