Get the Beginner's Guide to CPU Caches E-Book here: https://buymeacoffee.com/bitlemonsoftware/e/362123
Support my work: https://buymeacoffee.com/bitlemonsoftware

Thank you for supporting the channel!

In the previous video, I talked about some of the problems caused by directly accessing main memory and how virtual memory and paging solve them. In this video, I’ll explain how virtual memory actually works under the hood, including the structure of page tables, the MMU and TLB hardware, the relationship between the operating system and memory hardware, and the process of translating a virtual address to a physical address.

The information in this video is mainly based on the book 'Operating System Concepts' (10th Edition) by Abraham Silberschatz, Peter B. Galvin, and Greg Gagne.

Some of the images used in this video were designed by Freepik at www.freepik.com

TABLE OF CONTENTS
00:00 Introduction
00:30 Page Tables Overview
02:01 Page Table Organization and Access
02:37 Page Table Entry Fields
04:36 The Memory Multi-Access Problem
05:09 Introduction to Memory Management Unit (MMU)
06:05 The Translation Look-Aside Buffer (TLB)
07:23 TLB Entry Structure and ASID
08:06 Memory Access Flow
09:44 Page Faults
10:38 TLB Replacement Policies
11:15 Beginner's Guide to CPU Caches (E-Book)

#computerscience #virtualmemory #paging #computers #operatingsystem

BitLemon

The post explains how virtual memory works behind the scenes, focusing on the structure and function of page tables and the role of the memory management unit (MMU). It covers how page tables are used to map virtual memory to physical memory, the fields within page table entries, and how the MMU manages memory requests and translations. The post also discusses the translation lookaside buffer (TLB) and its function in speeding up address translation.

How Virtual Memory Actually Works Behind the Scenes