verilog2factorio (v2f) is an open source tool written in Rust that converts Verilog hardware description files into Factorio combinator circuit blueprints. It supports a full RTL synthesis flow using Yosys, exposes both a Rust and Lua API for manual circuit design, and includes simulation and physical design rendering

6m read timeFrom github.com
Post cover image
Table of contents
v2fPurposeHow to get startedBare MetalDocsSample images

Sort: