Efficient Computer's Electron E1 CPU introduces a radical departure from traditional processor design using spatial data flow architecture instead of conventional control flow. The chip eliminates caches and out-of-order execution, instead using a grid of compute tiles where data flows between statically scheduled operations.
Table of contents
The Data Flow Paradigm: A Deeper DiveUnder the Hood: Tiles, Graphs, and CompilersThe Software Story: Is It Truly Developer Friendly?Performance Claims and the Road AheadSort: